

Fig 1

Transmit 201

Receive 202




Fig 2

Physical Layer 230




Fig 3

# Packet

400




Fig 4

10053461-110701

# TOC Payload SHEET

500	501	502	503	504	505	506
Header	Block 1	Block 2	Block 3	Block 4	Block 5	Block 6

570

address 500a

520	521	522	523	524
Header	Block 1	Block 2	Block 3	Block 4


520

address 500a

531	532	533	534
Header	Block 5	Block 6	

address + 4

F.45



F. 86




Fig 7

10053461.110701





Fig 8





Sync + packet type

Fig 9A

BIT BUFFER	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT	0	0	1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0
"10" DETECTION	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/
"10" DETECTION	0	0	1	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0
RESULT	0	0	1	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0
Symbol																											
<del>STARTING</del> POINTS																											

FIG.10

Fig 9B

910




Fig. 9C




FIG. 10




Fig 11

10053461-110701




Fig 12




Fig 13




Fig 14



4053461.110701




Fig 15






Fig 16



1701

Preserving Packet Order w/ Transaction



1702

No Packet or Transaction Ordering

Fig 17




Fig 18

10053461-110701




Fig 19A

190-19





Fig 19B

10053461.110701



19C

8b Code	9 bit symbol
0000 0000	101010101
0000 0001	101010100
0000 0010	101010111
⋮	
0101 0101	001010101
⋮	
0111 0110	001110110
0111 0111	100100010
⋮	
1111 1111	110101010

Fig 20







Fig 21A



2102

Fig 21B




FIG. 21C




Fig 22

10053461.110701




Fig 23

Optimize  
Transitions

2401

receive  
code

2402

count  
transitions

2403  
number  
of transitions  
< 4

N

2404  
set 9th bit  
to 0

Y 2405

invert every  
other bit

2406

set 9th bit  
to 1

2407

symbol is  
9th bit + code

Done

Fig 24

10053461.110701  
FOOTNOTES




Fig 25




Fig 26






Fig 27

Undo  
Optimize  
Transitions




Fig 28




Fig 29

# Multiport Memory Device 3000





Fig 30



Input Queue 3201				Output Queue 3202			
Port	R/W	Address	Data	Valid	Port	Data	
3	R	1000		1	3	11...0	
4	W	4000	10...1	0			
3	W	1000	111...0	0			
3	R	2000		1	3	101...1	
					⋮		

Fig 32




Fig 33




Fig 34






Fig 35

FIG. 36





Fig. 36






Fig 37B




Fig. 38A




Fig. 38B





Fig 39A



39B  
Fis

FIG. 40




Fig 40




Fig 41






Fig 42A




Fig 42B




Fig 42c




Fig. 43




Fig 44




Fig 45




Fig 46




FIG. 47A




FIG. 47B






Fig 48A




Fig 48B




Fig. 49A




Fig 49B